

April 1988 Revised September 2000

74F02

Quad 2-Input NOR Gate

General Description


This device contains four independent gates, each of which performs the logic NOR function.

Ordering Code:


Order Number	Package Number	Package Description
74F02SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F02SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F02PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
	2000p	HIGH/LOW	Output I _{OH} /I _{OL}	
A _n , B _n	Inputs	1.0/1.0	20 μA/-0.6 mA	
\overline{O}_n	Outputs	50/33.3	-1 mA/20 mA	

Absolute Maximum Ratings(Note 1)

-65°C to +150°C Storage Temperature

-55°C to +125°C Ambient Temperature under Bias Junction Temperature under Bias $-55^{\circ}C$ to $+150^{\circ}C$ V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0° C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter Input HIGH Voltage		Min	Тур	Max	Units	v _{cc}	Conditions	
V _{IH}			2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage	$5\% V_{CC}$	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
	Voltage				0.5			10L - 20 IIIA	
I _{IH}	Input HIGH				5.0	μА	Max	V _{IN} = 2.7V	
	Current				3.0	μΛ			
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V	
	Breakdown Test							VIN - 1.0 V	
I _{CEX}	Output HIGH Leakage Current				50	μА	Max	V _{OUT} = V _{CC}	
								AOOI - ACC	
V _{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
						•		All other pins grounded	
I _{OD}	Output Leakage Circuit Current				3.75	μА	0.0	V _{IOD} = 150 mV	
								All other pins grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
Ios	Output Short-Circuit Curre	ent	-60		-150	mA	Max	V _{OUT} = 0V	
I _{CCH}	Power Supply Current			3.7	5.6	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current			8.7	13.0	mA	Max	$V_O = LOW$	

AC Electrical Characteristics

	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -55^{\circ}C$	to +125°C	$T_A = 0$ °C to +70°C			
Symbol					$V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		V _{CC} = +5.0V C _L = 50 pF		Units	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.5	4.4	5.5	2.5	7.5	2.5	6.5	ns	
t _{PHL}	A_n , B_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	115	


14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS

0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS

0.004 (0.102) ALL LEAD TIPS $\frac{0.014 - 0.020}{(0.356 - 0.508)} \, \mathrm{TYP}$

0.008 (0.203) TYP



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 (3.175 - 3.810)0.280 (1.905 ± 0.381)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$

0.100 ± 0.010 (2.540 ± 0.254)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

0.014-0.023 TYP

(0.356 - 0.584)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(7.112) MIN

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$

www.fairchildsemi.com

N144 (REV.E)